"A Fault-Tolerant, Dynamically Scheduled Pipeline Structure for Chip ..."

Hananeh Aliee, Hamid R. Zarandi (2011)

> Home

Details and statistics

DOI: 10.1007/978-3-642-24270-0_24

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/safecomp/AlieeZ11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/safecomp/AlieeZ11
Hananeh Aliee, Hamid R. Zarandi:
A Fault-Tolerant, Dynamically Scheduled Pipeline Structure for Chip Multiprocessors. SAFECOMP 2011: 324-337

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.