"An FPGA-based multi-core approach for pipelining computing stages."

Ali Azarian et al. (2013)

> Home

Details and statistics

DOI: 10.1145/2480362.2480647

access: closed

type: Conference or Workshop Paper

metadata version: 2019-07-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sac/AzarianCWB13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sac/AzarianCWB13
Ali Azarian, João M. P. Cardoso, Stephan Werner, Jürgen Becker:
An FPGA-based multi-core approach for pipelining computing stages. SAC 2013: 1533-1540

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.