"High gain and high PAE 68∼94 GHz CMOS power amplifier using ..."

Yo-Sheng Lin et al. (2018)

> Home

Details and statistics

DOI: 10.1109/RWS.2018.8304964

access: closed

type: Conference or Workshop Paper

metadata version: 2024-04-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/rws/LinLGL18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rws/LinLGL18
Yo-Sheng Lin, Yun-Wen Lin, Jia-Wei Gao, Kai-Siang Lan:
High gain and high PAE 68∼94 GHz CMOS power amplifier using miniature zero-degree four-way current combiner. RWS 2018: 125-128

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.