"Pipelined Data-Parallel CPU/GPU Scheduling for Multi-DNN Real-Time Inference."

Yecheng Xiang, Hyoseung Kim (2019)

> Home

Details and statistics

DOI: 10.1109/RTSS46320.2019.00042

access: closed

type: Conference or Workshop Paper

metadata version: 2022-08-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/rtss/XiangK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rtss/XiangK19
Yecheng Xiang, Hyoseung Kim:
Pipelined Data-Parallel CPU/GPU Scheduling for Multi-DNN Real-Time Inference. RTSS 2019: 392-405

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.