"Power Network Modelling for Hardware in the Loop and Real Time Applications."

Zarko Janda et al. (2018)

> Home

Details and statistics

DOI: 10.1109/RTSI.2018.8548451

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/rtsi/JandaDCD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rtsi/JandaDCD18
Zarko Janda, Jasna Dragosavac, Zoran Ciric, Miroslav Dragicevic:
Power Network Modelling for Hardware in the Loop and Real Time Applications. RTSI 2018: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.