"Work-in-Progress: FPGA Implementation of Synchronous Serial Interface for ..."

S. Shriram et al. (2017)

> Home

Details and statistics

DOI: 10.1109/RTAS.2017.28

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/rtas/ShriramBJS17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rtas/ShriramBJS17
S. Shriram, Raghavendra Barkur, Joshua Produkku, B. Shanthibhushan:
Work-in-Progress: FPGA Implementation of Synchronous Serial Interface for Hardware in Loop Simulation. RTAS 2017: 133-136

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.