"Verilog Loop Unrolling, Module Generation, Part-Select and Arithmetic ..."

Scott Ryan Young et al. (2019)

> Home

Details and statistics

DOI: 10.1145/3339985.3358497

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/rsp/YoungDILK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rsp/YoungDILK19
Scott Ryan Young, Alexandrea Demmings, Nasrin Eshraghi Ivari, Jean-Philippe Legault, Kenneth B. Kent:
Verilog Loop Unrolling, Module Generation, Part-Select and Arithmetic Right Shift Support in Odin II. RSP 2019: 71-74

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.