"FPGA Partitioning for Rapid Prototyping: A 1 Million Gate Design Case Study."

Helena Krupnova, Christian Rabedaoro, Gabriele Saucier (1999)

> Home

Details and statistics

DOI: 10.1109/IWRSP.1999.779042

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/rsp/KrupnovaRS99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rsp/KrupnovaRS99
Helena Krupnova, Christian Rabedaoro, Gabriele Saucier:
FPGA Partitioning for Rapid Prototyping: A 1 Million Gate Design Case Study. IEEE International Workshop on Rapid System Prototyping 1999: 128-133

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.