"Architectural performance analysis of FPGA synthesized LEON processors."

Corentin Damman et al. (2016)

> Home

Details and statistics

DOI: 10.1145/2990299.2990306

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/rsp/DammanEGNSH16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rsp/DammanEGNSH16
Corentin Damman, Gregory Edison, Fabrice Guet, Eric Noulard, Luca Santinelli, Jérôme Hugues:
Architectural performance analysis of FPGA synthesized LEON processors. RSP 2016: 33-40

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.