"RAPIDO: A Modular, Multi-Board, Heterogeneous Multi-Processor, PCI Bus ..."

Natalino G. Busá et al. (2002)

> Home

Details and statistics

DOI: 10.1109/IWRSP.2002.1029752

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/rsp/BusaAVLR02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rsp/BusaAVLR02
Natalino G. Busá, Ghiath Alkadi, Michael J. Verberne, Rafael Peset Llopis, Sethuraman Ramanatha:
RAPIDO: A Modular, Multi-Board, Heterogeneous Multi-Processor, PCI Bus Based Prototyping Framework for the Validation of SoC VLSI Designs. IEEE International Workshop on Rapid System Prototyping 2002: 159-165

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.