"FPGA design of a real-time edge enhancing smoothing filter."

Nimit Pandya, Chang Choo (2013)

> Home

Details and statistics

DOI: 10.1117/12.2008538

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/rivp/PandyaC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rivp/PandyaC13
Nimit Pandya, Chang Choo:
FPGA design of a real-time edge enhancing smoothing filter. Real-Time Image and Video Processing 2013: 865607

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.