"Fast spiking neural network architecture for low-cost FPGA devices."

Taras Iakymchuk et al. (2012)

> Home

Details and statistics

DOI: 10.1109/RECOSOC.2012.6322906

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/recosoc/IakymchukRFB12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/recosoc/IakymchukRFB12
Taras Iakymchuk, Alfredo Rosado, José V. Francés, Manuel Bataller:
Fast spiking neural network architecture for low-cost FPGA devices. ReCoSoC 2012: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.