![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"A heterogeneous modules interconnection architecture for FPGA-based ..."
Miao He et al. (2012)
- Miao He, Yanzhe Cui, Mohammad H. Mahoor
, Richard M. Voyles
:
A heterogeneous modules interconnection architecture for FPGA-based partial dynamic reconfiguration. ReCoSoC 2012: 1-7
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.