"Simulation framework for cycle-accurate RTL modeling of partial run-time ..."

Simen Gimle Hansen, Dirk Koch, Jim Tørresen (2013)

> Home

Details and statistics

DOI: 10.1109/RECOSOC.2013.6581519

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/recosoc/HansenKT13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/recosoc/HansenKT13
Simen Gimle Hansen, Dirk Koch, Jim Tørresen:
Simulation framework for cycle-accurate RTL modeling of partial run-time reconfiguration in VHDL. ReCoSoC 2013: 1-8

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.