"Energy aware and reliable STT-RAM based cache design for 3D embedded ..."

Fatemeh Arezoomand et al. (2017)

> Home

Details and statistics

DOI: 10.1109/RECOSOC.2017.8016154

access: closed

type: Conference or Workshop Paper

metadata version: 2022-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/recosoc/ArezoomandAFFM17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/recosoc/ArezoomandAFFM17
Fatemeh Arezoomand, Arghavan Asad, Mahdi Fazeli, Mahmood Fathy, Farah Mohammadi:
Energy aware and reliable STT-RAM based cache design for 3D embedded chip-multiprocessors. ReCoSoC 2017: 1-8

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.