"Power efficiency benchmarking of a partially reconfigurable, many-tile ..."

Raymond J. Weber, Justin A. Hogan, Brock J. LaMeres (2013)

> Home

Details and statistics

DOI: 10.1109/RECONFIG.2013.6732321

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/reconfig/WeberHL13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/reconfig/WeberHL13
Raymond J. Weber, Justin A. Hogan, Brock J. LaMeres:
Power efficiency benchmarking of a partially reconfigurable, many-tile system implemented on a Xilinx Virtex-6 FPGA. ReConFig 2013: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.