"A Highly Parallel FPGA Implementation of Sparse Neural Network Training."

Sourya Dey et al. (2018)

> Home

Details and statistics

DOI: 10.1109/RECONFIG.2018.8641739

access: closed

type: Conference or Workshop Paper

metadata version: 2021-07-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/reconfig/DeyCLKHCB18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/reconfig/DeyCLKHCB18
Sourya Dey, Diandian Chen, Zongyang Li, Souvik Kundu, Kuan-Wen Huang, Keith M. Chugg, Peter A. Beerel:
A Highly Parallel FPGA Implementation of Sparse Neural Network Training. ReConFig 2018: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.