"Design and Implementation of a Low Power Area Efficient Bfloat16 based ..."

Saras Mani Mishra et al. (2022)

> Home

Details and statistics

DOI: 10.1109/RADIOELEKTRONIKA54537.2022.9764911

access: closed

type: Conference or Workshop Paper

metadata version: 2022-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/radioelektronika/MishraSTPN22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/radioelektronika/MishraSTPN22
Saras Mani Mishra, Hanumant Singh Shekhawat, Gaurav Trivedi, Jan Pidanic, Zdenek Nemec:
Design and Implementation of a Low Power Area Efficient Bfloat16 based CORDIC Processor. RADIOELEKTRONIKA 2022: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.