"High Speed Reconfigurable FPGA Based Digital Filter."

Navaid Z. Rizvi et al. (2013)

> Home

Details and statistics

DOI: 10.1007/978-3-642-37949-9_41

access: closed

type: Conference or Workshop Paper

metadata version: 2021-07-15

- view
  authority control:
- export record
  dblp key:
  - conf/qshine/RizviSMS13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/qshine/RizviSMS13
Navaid Z. Rizvi, Raaziyah Shamim, Rajesh Mishra, Sandeep Sharma:
High Speed Reconfigurable FPGA Based Digital Filter. QSHINE 2013: 470-478

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.