"An Adaptive Parallel Genetic Algorithm for VLSI-Layout Optimization."

Volker Schnecke, Oliver Vornberger (1996)

> Home

Details and statistics

DOI: 10.1007/3-540-61723-X_1049

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ppsn/SchneckeV96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ppsn/SchneckeV96
Volker Schnecke, Oliver Vornberger:
An Adaptive Parallel Genetic Algorithm for VLSI-Layout Optimization. PPSN 1996: 859-868

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.