"Brief announcement: how to speed-up fault-tolerant clock generation in ..."

Andreas Dielacher, Matthias Függer, Ulrich Schmid (2009)

> Home

Details and statistics

DOI: 10.1145/1582716.1582762

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/podc/DielacherFS09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/podc/DielacherFS09
Andreas Dielacher, Matthias Függer, Ulrich Schmid:
Brief announcement: how to speed-up fault-tolerant clock generation in VLSI systems-on-chip via pipelining. PODC 2009: 276-277

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.