"Timing analysis for synthesis of hardware interface controllers using ..."

Marco A. Escalante et al. (1995)

> Home

Details and statistics

DOI: 10.1109/PNPM.1995.524339

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/pnpm/EscalanteDGM95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/pnpm/EscalanteDGM95
Marco A. Escalante, Nikitas J. Dimopoulos, Dilyan Gyuroff, Hausi A. Müller:
Timing analysis for synthesis of hardware interface controllers using timed signal transition graphs. PNPM 1995: 232-240

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.