"High Throughput Memory-efficient VLSI Designs for Structured LDPC Decoding."

Hrishikesh Sharma et al. (2011)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2011-09-29

- no documents available
- export record
  dblp key:
  - conf/peccs/SharmaDRP11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/peccs/SharmaDRP11
Hrishikesh Sharma, Subhasis Das, Rewati Raman Raut, Sachin Patkar:
High Throughput Memory-efficient VLSI Designs for Structured LDPC Decoding. PECCS 2011: 518-521

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.