"Intermediate representations of concurrent VHDL-based specifications."

J. P. Castellano, A. Suarez, J. C. Bordon (1997)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2007-10-05

- no documents available
- export record
  dblp key:
  - conf/pdp/CastellanoSB97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/pdp/CastellanoSB97
J. P. Castellano, A. Suarez, J. C. Bordon:
Intermediate representations of concurrent VHDL-based specifications. PDP 1997: 66-71

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.