"Optimized Component Labeling Algorithm for Using in Medium Sized FPGAs."

Yasuaki Ito, Koji Nakano (2008)

> Home

Details and statistics

DOI: 10.1109/PDCAT.2008.55

access: closed

type: Conference or Workshop Paper

metadata version: 2023-11-12

- view
  authority control:
- export record
  dblp key:
  - conf/pdcat/ItoN08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/pdcat/ItoN08
Yasuaki Ito, Koji Nakano:
Optimized Component Labeling Algorithm for Using in Medium Sized FPGAs. PDCAT 2008: 171-176

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.