"Statistical Estimation of Leakage Power Bounds in CMOS VLSI Circuits."

Dimitrios Bountas et al. (2021)

> Home

Details and statistics

DOI: 10.1145/3503823.3503881

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/pci/BountasEDD0S21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/pci/BountasEDD0S21
Dimitrios Bountas, Nestor E. Evmorfopoulos, George Dimitriou, Antonios N. Dadaliaris, George Floros, Georgios I. Stamoulis:
Statistical Estimation of Leakage Power Bounds in CMOS VLSI Circuits. PCI 2021: 312-317

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.