default search action
"A topology optimization method for low-power logic circuits with ..."
Haotian Zhu et al. (2017)
- Haotian Zhu, Jianping Hu, Huishan Yang, Yang Xiong, Tingfeng Yang:
A topology optimization method for low-power logic circuits with dual-threshold independent-gate FinFETs. PATMOS 2017: 1-6
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.