"A Practical ASIC Methdology for Flexible Clock Tree Synthesis with Routing ..."

Dongsheng Wang, Peter Suaris, Nan-Chi Chou (2003)

> Home

Details and statistics

DOI: 10.1007/978-3-540-39762-5_57

access: closed

type: Conference or Workshop Paper

metadata version: 2024-01-31

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/patmos/WangSC03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/patmos/WangSC03
Dongsheng Wang, Peter Suaris, Nan-Chi Chou:
A Practical ASIC Methdology for Flexible Clock Tree Synthesis with Routing Blockages. PATMOS 2003: 511-519

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.