"Selective Clock-Gating for Low Power/Low Noise Synchronous Counters 1."

Pilar Parra Fernández, Antonio J. Acosta, Manuel Valencia-Barrero (2002)

> Home

Details and statistics

DOI: 10.1007/3-540-45716-X_45

access: closed

type: Conference or Workshop Paper

metadata version: 2022-06-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/patmos/ParraAV02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/patmos/ParraAV02
Pilar Parra Fernández, Antonio J. Acosta, Manuel Valencia-Barrero:
Selective Clock-Gating for Low Power/Low Noise Synchronous Counters 1. PATMOS 2002: 448-457

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.