"Sub-Row Sleep Transistor Insertion for Concurrent Clock-Gating and ..."

Karthikeyan Lingasubramanian et al. (2011)

> Home

Details and statistics

DOI: 10.1007/978-3-642-24154-3_22

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/patmos/LingasubramanianCMMP11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/patmos/LingasubramanianCMMP11
Karthikeyan Lingasubramanian, Andrea Calimera, Alberto Macii, Enrico Macii, Massimo Poncino:
Sub-Row Sleep Transistor Insertion for Concurrent Clock-Gating and Power-Gating. PATMOS 2011: 214-225

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.