"Ultra-Low Power Subthreshold Quasi Floating Gate CMOS Logic Family for ..."

M. Pilar Garde et al. (2018)

> Home

Details and statistics

DOI: 10.1109/PATMOS.2018.8463995

access: closed

type: Conference or Workshop Paper

metadata version: 2023-08-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/patmos/GardeLOR18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/patmos/GardeLOR18
M. Pilar Garde, Antonio J. López-Martín, Daniel Orradre, Jaime Ramírez-Angulo:
Ultra-Low Power Subthreshold Quasi Floating Gate CMOS Logic Family for Energy Harvesting. PATMOS 2018: 118-122

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.