"Integrated Circuit and System Design. Power and Timing Modeling, ..."

Nadine Azémard, Lars J. Svensson (2007)

> Home

Details and statistics

DOI: 10.1007/978-3-540-74442-9

access: closed

type: Editorship

metadata version: 2019-05-14

- view
  authority control:
- export record
  dblp key:
  - conf/patmos/2007
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/patmos/2007
Nadine Azémard, Lars J. Svensson:
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation, 17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 3-5, 2007, Proceedings. Lecture Notes in Computer Science 4644, Springer 2007, ISBN 978-3-540-74441-2 [contents]

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.