"Performance and Resource Modeling for FPGAs using High-Level Synthesis tools."

Bruno da Silva et al. (2013)

> Home

Details and statistics

DOI: 10.3233/978-1-61499-381-0-523

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/parco/SilvaBDT13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/parco/SilvaBDT13
Bruno da Silva, An Braeken, Erik H. D'Hollander, Abdellah Touhafi:
Performance and Resource Modeling for FPGAs using High-Level Synthesis tools. PARCO 2013: 523-531

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.