"Core Based Architecture to Speed Up Optimal Ate Pairing on FPGA Platform."

Santosh Ghosh, Ingrid Verbauwhede, Dipanwita Roy Chowdhury (2012)

> Home

Details and statistics

DOI: 10.1007/978-3-642-36334-4_9

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/pairing/GhoshVC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/pairing/GhoshVC12
Santosh Ghosh, Ingrid Verbauwhede, Dipanwita Roy Chowdhury:
Core Based Architecture to Speed Up Optimal Ate Pairing on FPGA Platform. Pairing 2012: 141-159

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.