![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"An efficient FPGA-based memory architecture for compute-intensive ..."
S. Navid Shahrouzi, Darshika G. Perera (2017)
- S. Navid Shahrouzi
, Darshika G. Perera:
An efficient FPGA-based memory architecture for compute-intensive applications on embedded devices. PACRIM 2017: 1-8
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.