"A Novel Speedup Evaluation for Multicore Architecture Based Topology of ..."

Xiaojun Wang, Feng Shi, Hong Zhang (2019)

> Home

Details and statistics

DOI: 10.1007/978-981-15-2767-8_4

access: closed

type: Conference or Workshop Paper

metadata version: 2024-07-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/paap/0005SZ19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/paap/0005SZ19
Xiaojun Wang, Feng Shi, Hong Zhang:
A Novel Speedup Evaluation for Multicore Architecture Based Topology of On-Chip Memory. PAAP 2019: 35-47

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.