"Demonstration of a FPGA-based CPRI-over-ethernet real-time system ..."

Sharief Megeed et al. (2017)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2024-09-26

- view
  - electronic edition @ ieee.org
- export record
  dblp key:
  - conf/ofc/MegeedLZE17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ofc/MegeedLZE17
Sharief Megeed, Xiang Liu, Huaiyu Zeng, Frank J. Effenberger:
Demonstration of a FPGA-based CPRI-over-ethernet real-time system achieving 120 Gb/s throughput over a 10-km SSMF link with 16 bi-directional 10GE connections. OFC 2017: 1-3

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.