"A 16GHz optical cache memory architecture for set-associative mapping in ..."

Pavlos Maniotis et al. (2014)

> Home

Details and statistics

DOI: 10.1364/OFC.2014.TH2A.6

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ofc/ManiotisFKP14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ofc/ManiotisFKP14
Pavlos Maniotis, D. Fitsios, George T. Kanellos, Nikos Pleros:
A 16GHz optical cache memory architecture for set-associative mapping in chip multiprocessors. OFC 2014: 1-3

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.