"Power-Aware Run-Time Incremental Mapping for 3-D Networks-on-Chip."

Xiaohang Wang et al. (2011)

> Home

Details and statistics

DOI: 10.1007/978-3-642-24403-2_19

access: open

type: Conference or Workshop Paper

metadata version: 2022-10-24

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - conf/npc/WangPYJHL11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/npc/WangPYJHL11
Xiaohang Wang, Maurizio Palesi, Mei Yang, Yingtao Jiang, Michael C. Huang, Peng Liu:
Power-Aware Run-Time Incremental Mapping for 3-D Networks-on-Chip. NPC 2011: 232-247

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.