"An On-Chip and Inter-Chip Communications Network for the SpiNNaker ..."

Luis A. Plana et al. (2008)

> Home

Details and statistics

DOI: 10.1109/NOCS.2008.30

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  - electronic edition @ ieeecomputersociety.org
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/nocs/PlanaBFSSW08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/nocs/PlanaBFSSW08
Luis A. Plana, John Bainbridge, Steve B. Furber, Sean Salisbury, Yebin Shi, Jian Wu:
An On-Chip and Inter-Chip Communications Network for the SpiNNaker Massively-Parallel Neural Net Simulator. NOCS 2008: 215-216

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.