"Correcting ADC jitter using DPLL timing error signal."

Haoyang Shen et al. (2023)

> Home

Details and statistics

DOI: 10.1109/NEWCAS57931.2023.10198177

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/newcas/ShenZOJC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/newcas/ShenZOJC23
Haoyang Shen, Hao Zheng, Daniel O'Hare, Deepu John, Barry Cardiff:
Correcting ADC jitter using DPLL timing error signal. NEWCAS 2023: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.