"Tunable CMOS delay gate with reduced impact of fabrication mismatch on ..."

Przemyslaw Mroszczyk, Piotr Dudek (2013)

> Home

Details and statistics

DOI: 10.1109/NEWCAS.2013.6573595

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/newcas/MroszczykD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/newcas/MroszczykD13
Przemyslaw Mroszczyk, Piotr Dudek:
Tunable CMOS delay gate with reduced impact of fabrication mismatch on timing parameters. NEWCAS 2013: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.