"Design of 8T-nanowire RAM array."

Vikram B. Suresh et al. (2013)

> Home

Details and statistics

DOI: 10.1109/NANOARCH.2013.6623061

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/nanoarch/SureshSKBRM13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/nanoarch/SureshSKBRM13
Vikram B. Suresh, Akshaya Shanmugam, Lekshmi Krishnan, Avinash Bijjal, Mostafizur Rahman, Csaba Andras Moritz:
Design of 8T-nanowire RAM array. NANOARCH 2013: 152-157

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.