"A 6.4 Gb/s data lane design for forwarded clock receiver in 65nm CMOS."

Kunzhi Yu et al. (2012)

> Home

Details and statistics

DOI: 10.1109/MWSCAS.2012.6292175

access: closed

type: Conference or Workshop Paper

metadata version: 2020-08-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mwscas/YuWMZZW12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mwscas/YuWMZZW12
Kunzhi Yu, Ziqiang Wang, Xuan Ma, Xuqiang Zheng, Chun Zhang, Zhihua Wang:
A 6.4 Gb/s data lane design for forwarded clock receiver in 65nm CMOS. MWSCAS 2012: 936-939

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.