"A 2.488-11.2 Gb/s multi-protocol SerDes in 40nm low-leakage CMOS for FPGA ..."

Socrates D. Vamvakos et al. (2012)

> Home

Details and statistics

DOI: 10.1109/MWSCAS.2012.6291943

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mwscas/VamvakosGRCCDDH12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mwscas/VamvakosGRCCDDH12
Socrates D. Vamvakos, Claude R. Gauthier, Chethan Rao, Karthisha Ramoshan Canagasaby, Prashant Choudhary, Sanjay Dabral, Shaishav Desai, Mahmudul Hassan, Kuo-Chiang Hsieh, Bendik Kleveland, Gurupada Mandal, Richard Rouse, Ritesh Saraf, Alvin Wang, Jason Yeung, Khaldoon Abugharbieh, Ying Cao:
A 2.488-11.2 Gb/s multi-protocol SerDes in 40nm low-leakage CMOS for FPGA applications. MWSCAS 2012: 5-8

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.