"A 112-fJ/bit 10-Gb/s Charge-Steering Equalizer Utilizing a Discrete-Time ..."

Marco A. Saif et al. (2020)

> Home

Details and statistics

DOI: 10.1109/MWSCAS48704.2020.9184625

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mwscas/SaifKHI20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mwscas/SaifKHI20
Marco A. Saif, Amr T. Kotb, Khaled M. Hassan, Sameh A. Ibrahim:
A 112-fJ/bit 10-Gb/s Charge-Steering Equalizer Utilizing a Discrete-Time Linear Equalizer. MWSCAS 2020: 329-332

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.