"A 13-bit 312.5-MS/s Pipelined SAR ADC with Integrator-type Residue ..."

Meng Ni et al. (2020)

> Home

Details and statistics

DOI: 10.1109/MWSCAS48704.2020.9184624

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mwscas/NiWZDLRW20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mwscas/NiWZDLRW20
Meng Ni, Xiao Wang, Zhe Zhou, Yang Ding, Fule Li, Woogeun Rhee, Zhihua Wang:
A 13-bit 312.5-MS/s Pipelined SAR ADC with Integrator-type Residue Amplifier and Inter-stage Gain Stabilization Technique. MWSCAS 2020: 341-344

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.