"A Low-complexity Hardware AWGN Channel Emulator on FPGA using Central ..."

Arathy B. Nair, Arijit Mondal, Shayan Srinivasa Garani (2018)

> Home

Details and statistics

DOI: 10.1109/MWSCAS.2018.8623918

access: closed

type: Conference or Workshop Paper

metadata version: 2019-04-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mwscas/NairMG18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mwscas/NairMG18
Arathy B. Nair, Arijit Mondal, Shayan Srinivasa Garani:
A Low-complexity Hardware AWGN Channel Emulator on FPGA using Central Limit Theorem. MWSCAS 2018: 428-431

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.