"A 40-80 Gb/s PAM4 wireline transmitter in 65nm CMOS technology."

Fangxu Lv et al. (2017)

> Home

Details and statistics

DOI: 10.1109/MWSCAS.2017.8052979

access: closed

type: Conference or Workshop Paper

metadata version: 2020-08-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mwscas/LvZ0WHZWLW17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mwscas/LvZ0WHZWLW17
Fangxu Lv, Xuqiang Zheng, Shuai Yuan, Ziqiang Wang, Yajun He, Chun Zhang, Zhihua Wang, Jianye Wang:
A 40-80 Gb/s PAM4 wireline transmitter in 65nm CMOS technology. MWSCAS 2017: 539-542

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.