"A 3.45-4.22 GHz PLL frequency synthesizer with constant loop bandwidth for ..."

Xiaolong Liu et al. (2014)

> Home

Details and statistics

DOI: 10.1109/MWSCAS.2014.6908523

access: closed

type: Conference or Workshop Paper

metadata version: 2020-04-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mwscas/LiuZZWY14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mwscas/LiuZZWY14
Xiaolong Liu, Lei Zhang, Li Zhang, Yan Wang, Zhiping Yu:
A 3.45-4.22 GHz PLL frequency synthesizer with constant loop bandwidth for WLAN applications. MWSCAS 2014: 749-752

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.